When an AHB master generates busy (AHB HTRANS=BUSY) cycles the memory controller waits until busy is inactive before completing the transfer. This increases transfer latency. The memory controller does not rearbitrate to another AHB port if busy goes active.