The unregistered input signals are:

The unregistered output signals are:

Figure B.1 shows the cache controller target timing parameters for unregistered signals. The timing parameter T is the internal clock latency of the clock buffer tree, dependent on process technology and design parameters. Timing parameters ending with suffix h represent hold times. Timing parameters ending with suffix d represent delay times. Contact your silicon supplier for more details.