5.1. About design for test

To guarantee signal integrity with the AHB and RAM interfaces, all inputs and outputs of the cache controller are registered, with these exceptions:

This simplifies scan testing of the block, and full scan testing is supported.

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential