4.4. Disabled

When the cache controller block is present but not enabled, transactions are passed through to the L3 main memory system on the cache controller master port outputs. The penalty introduced by disabling the cache controller is twice the depth of internal cache controller pipeline, once for slave to master, and the other for master to slave.

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential