B.1.1. Registered signals

To ensure ease of integration of the cache controller into embedded applications, and to simplify synthesis flow, the following design techniques have been used:

These techniques simplify the definition of the top-level cache controller signals because all outputs change from the rising edge and all inputs are sampled with the rising edge of the clock. In addition, all signals are either input or output only. Bidirectional signals are not used.

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G