4.8.3. Two simultaneous hits

Figure 4.4 shows the timings of cache controller operations for two simultaneous hits.

Figure 4.6. Simultaneous hits

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential