Appendix D. Master and Slave Port Configurations

This appendix describes the cache controller master and slave port configurations that you can use with an ARM1136 core, and with an ARM1026EJ-S core or ARM926EJ-S core. It also describes the mapping of the salve to master port bursts. It contains the following sections:

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential