C.3. Implementation details

The cache controller event monitor block appears as an AHB slave to the CPU. All transactions to the cache controller event monitor are seen as single 32-bit AHB transactions. HSIZE, HBURST, and HPROT pins are not required.

The slave always answers with HRESP = 00 (OKAY). This means that:

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential