This chapter describes the cache controller registers and provides information for programming the macrocell. It contains the following sections:
ARM register fields
About the cache controller registers
Register summary.
Replacement strategy
Register 15: Test and Debug
Buffers
Ports configuration
Hazards
External abort support for L3 memory.