This chapter describes the organization of the cache controller RAM interfaces and RAM sizes. It contains the following sections:
About RAM interfaces
RAM configuration versus associativity and way size
Data RAM
Tag RAM
Dirty RAM.