Chapter 3. RAM Interfaces

This chapter describes the organization of the cache controller RAM interfaces and RAM sizes. It contains the following sections:

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential