This section describes the cache controller signals:
Slave port 0 signals
Master port 0 signals
Slave port 1 signals
Master port 1 signals
Slave port 2 signals
Master port 2 signals
Data RAM interface signals
Tag RAM interface signals
Dirty RAM interface signals
Cache controller event bus
Cache controller MBIST interface
Miscellaneous signals.