A.1. Cache controller signals

This section describes the cache controller signals:

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential