The Counter Status Register contains a set of flags that indicate if the corresponding counter flag set condition, as described in Table C.3, has occurred. It is used to determine which counter or counters cause an interrupt if interrupt generation is enabled.

If the interrupt is programmed to be level sensitive, the interrupt line remains active until all flags in the Counter Status Register are cleared. Table C.3 describes the Counter Status Register bits.