4.1.6. Asynchronous interface control

The use of the asynchronous interface is controlled by HSYNCEN. The logic for the asynchronous interface does not add any cycle delays when running in synchronous mode. Figure 4.2 shows the read data timing logic for the asynchronous interface.

Figure 4.2. Asynchronous interface, read data

Figure 4.3 shows the write data timing logic for the asynchronous interface.

Figure 4.3. Asynchronous interface, write data

Copyright © 2003-2006 ARM Limited. All rights reserved.ARM DDI 0284G
Non-Confidential