10.3. MPMC signals on pads

The pad interface and control signals are described in Table 10.1.

Table 10.1. Pad interface and control signal descriptions

NameType

Source/

destination

Description
MPMCADDROUT[25:15]OutputMPMC/SSMC multiplexor

Address output. Used for static memory devices.

Note

SDRAM memories only use MPMCADDROUT[14:0]. Static memories use bits MPMCADDROUT[25:0].

MPMCADDROUT[14:0]OutputPad and MPMC/SSMC multiplexorAddress output. Used for both static and SDRAM devices.
MPMCCKEOUT[3:0]OutputPadSDRAM clock enables. Used for SDRAM devices.
MPMCCLKOUT[3:0] OutputPadSDRAM clock out. Used for SDRAM devices.
MPMCDATAIN[31:0]InputPad and MPMC/SSMC multiplexorRead data from memory. Used for the static memory controller, the dynamic memory controller and the TIC.
MPMCDATAOUT[31:0]OutputPad and MPMC/SSMC multiplexorData output to memory. Used for the static memory controller, the dynamic memory controller and the TIC.
MPMCDATAOUTEN[3:0]OutputPad and MPMC/SSMC multiplexorEnable data out onto external memory bus byte lanes.

MPMCDQMOUT[3:0]

OutputPadData mask output to SDRAMs. Used for SDRAM devices.
MPMCFBCLKIN[3:0]InputPadSDRAM feedback clock in. Used for SDRAM devices.
MPMCRPVHHOUTOutputPadVoltage control for Micro Syncflash reset signal (RP).
nMPMCBLSOUT[3:0]OutputMPMC/SSMC multiplexorByte lane select, active LOW, for static memories. Used for static memory devices.
nMPMCCASOUTOutputPadColumn address strobe. Used for SDRAM devices.
nMPMCDYCSOUT[3:0]OutputPadSDRAM chip selects. Used for SDRAM devices.
nMPMCOEOUTOutputMPMC/SSMC multiplexorOutput enable for static memories. Used for static memory devices.
nMPMCRASOUTOutputPad Row address strobe. Used for SDRAM devices.
nMPMCRPOUTOutputPadReset power down to SyncFlash memory. Used for the dynamic memory controller.
nMPMCSTCSOUT[3:0]OutputMPMC/SSMC multiplexorStatic memory chip selects. Default active LOW. Used for static memory devices.

nMPMCWEOUT

OutputPad and MPMC/SSMC multiplexorWrite enable. During test mode acts as test acknowledge signal. Used for SDRAM and static memories.
Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential