12.2.3. Interrupts

There are fifteen interrupts generated within the PrimeCell SCI. The interrupt mask set or clear register, SCIIMSC, provides a way of masking each of these individual interrupts. Setting the appropriate mask bit HIGH enables the interrupt, all of these are active HIGH.

Individual interrupts are shown in Table 12.1.

Table 12.1. Interrupts

NameDescription
SCICARDININTR SCI Card In interrupt
SCICARDOUTINTR SCI Card Out interrupt
SCICARDUPINTRSCI Card powered Up interrupt
SCICARDDNINTRSCI Card powered Down interrupt
SCITXERRINTRSCI Transmit Error interrupt
SCIATRSTOUTINTR SCI Answer-To-Reset Start Time Out interrupt
SCIATRDTOUTINTR SCI Answer-To-Reset data stream Duration Time Out
SCIBLKTOUTINTRSCI Block Time Out interrupt
SCICHTOUTINTRSCI Character Time Out interrupt
SCIRTOUTINTRSCI Read Time Out interrupt
SCIRORINTRSCI Overrun interrupt
SCICLKSTPINTRSCI Clock Stopped interrupt
SCICLKACTINTRSCI Clock Active interrupt
SCIRXTIDEINTRSCI Receive FIFO Tide level interrupt
SCITXTIDEINTRSCI Transmit FIFO Tide level interrupt.

A single interrupt, SCIINTR, that is the combinatorial OR of the fifteen individual interrupts is output to the VIC interrupt line 15.

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential