17.2.3. Nonvectored IRQ interrupt logic

The nonvectored IRQ interrupt logic combines the nonvectored interrupt requests to generate the nonvectored IRQ interrupt signal. This signal is then sent to the IRQ vector address and priority logic. Figure 17.4 shows a block diagram of the nonvectored IRQ interrupt logic.

Figure 17.4. Nonvectored IRQ interrupt logic

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential