5.4. CLCD signals on pads

The only external input signal to the CLCDC is the external clock signal CLCDCLKEXT.

Table 5.30 lists the output interface signals.

Table 5.30. External pad output signals

Signal name

Description

CLPOWER

LCD panel power enable

CLLP

Line synchronization pulse (STN)/horizontal synchronization pulse (TFT)

CLCP

LCD panel clock

CLFP

Frame pulse (STN)/vertical synchronization pulse (TFT)

CLAC

STN AC bias drive or TFT data enable output

CLD[23:0]

LCD panel data

CLLE

Line end signal

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential