4.3.17.  Ct<layer>WaitNonSeqSlave

The NONSEQ slave wait count registers are associated with a specific AHB layer:

These registers contain the total count of wait states incurred on the first transfer of a burst caused by the slave on the associated AHB layer from the matrix or locally. The count is disabled by default and can be controlled through the AHBMONCtrlReg, and reset through the AHBMONRstCtrs. The counters associated with the ARM D and ARM I layers are also controlled by the DBGACK in relation to configuration, see AHBMONCtrlReg.

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential