4.3.32. CtTotalCyclesNonDebug

The CtTotalCyclesNonDebug counter was included to provide a duration count that can be used in association to the ARM-D and ARM-I layers when the track DBGACK bit is set in the AHBMONCtrlReg.

This register contains the total count of AHB bus cycles since the last hardware or software reset, with the event counter enabled while DBGACK is asserted LOW and AHBMONCtrlReg[2] is asserted HIGH. The count is disabled by default and is be controlled through AHBMONCtrlReg[1], and reset through the AHBMONRstCtrs.

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B