4.3.4.  Ct<layer>Wr<x>

The specific write count register are associated with an access to a specific APB slave:

These registers contain the total count of completed write transfers of all possible burst types that have occurred on the DMA-0 AHB layer that have accessed a specific APB slave. The count is disabled by default and can be controlled through the AHBMONCtrlReg, and reset through the AHBMONRstCtrs. The counters associated with the ARM D layer are also controlled by the DBGACK in relation to configuration, see AHBMONCtrlReg.

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential