2.1.2. Interrupt response mode

To enable the best possible response to interrupts, you can override the present mode bits in the System Control register after an interrupt has been generated. This enables, for example, the state machine to move from the DOZE mode to NORMAL mode after an interrupt.

The interrupt response functionality is controlled by the interrupt mode control register, which defines:

Note

It is not possible for the interrupt response mode to slow the system operating speed, for example, change mode from NORMAL to SLOW.

The interrupt response mode is cleared by writing logic 0 to the interrupt mode control register.

Following a power-on reset, the interrupt response mode is disabled.

Copyright © 2004, 2006 ARM Limited. All rights reserved.ARM DDI 0287B
Non-Confidential