Each region has an associated set of memory region attributes. These control:
accesses to the inner and outer caches
how the write buffer is used
if the memory region is shareable and must be kept coherent.