| |||
| Home > Unaligned and Mixed-Endian Data Access Support > Unaligned data access specification > Load signed halfword, big-endian | |||
The addressed byte-pair is loaded from memory into the low 16-bits of the general-purpose register, so that the most significant addressed byte in memory appears in bits [15:8] of the ARM register and bits [31:16] replicate the sign bit in bit 15 (Figure 6.7).
In Figure 6.7, SE0 means bit 15 (B0 bit 7) sign extended.
If strict alignment fault checking is enabled and Address bit 0 is not zero, then a Data Abort is generated and the MPU returns an Alignment fault in the Fault Status Register.