ARM1156T2F-S™ Technical Reference ManualRevision: r0p4
Home > Cycle Timings and Interlock Behavior > NOP (CPS) instruction

17.19. NOP (CPS) instruction

This section describes the cycle timing behavior for the NOP (CPS) instruction. Table 17.26 shows the NOP (CPS) instruction cycle timing behavior.

Table 17.26. Thumb-2 NOP (CPS) instruction cycle timing behavior

instruction

Cycles

Early register

Late register

Result latency

Comment
NOP 1----
Copyright © 2005-2007 ARM Limited. All rights reserved.ARM DDI 0290G
Non-Confidential
PDF file icon  PDF version
Home > Cycle Timings and Interlock Behavior > NOP (CPS) instruction