23.12.8. FCVTDS and FCVTSD

Only the FCVTSD operation is capable of overflow or underflow. To reduce logic complexity, the overflow ranges are the same as the LSA ranges. Table 23.11 lists the FCVTSD bounce conditions. The exponent values shown in Table 23.11 are in biased format.

Table 23.11. FCVTSD bounce thresholds

Double-precision operand exponent valueFloat valueFCVTSD condition in full-compliance mode
>0x47FSP[1] overflowBounce
0x47FSP NaN or infinityBounce
0x47ESP maximum normalBounce
0x47DSP normalBounce
0x47CSP normalNormal
0x3FFe = 0 bias valueNormal
0x381SP normalNormal
0x380SP subnormalBounce
<0x380SP underflowBounce

[1] SP = single-precision.

Copyright © 2005-2007 ARM Limited. All rights reserved.ARM DDI 0290G
Non-Confidential