ARM1156T2F-S™ Technical Reference Manual 8.5.33. Cacheable Write-Through or Noncacheable STM10

ARM1156T2F-S™ Technical Reference Manual

Revision: r0p4

Home > Level Two Interface > Data read/write interface transfers > Cacheable Write-Through or Noncacheable STM10

8.5.33. Cacheable Write-Through or Noncacheable `STM`10

An STM10 over the Data read/write interface is split into two or three operations as shown in Table 8.63.

Table 8.63. Cacheable Write-Through or Noncacheable STM10

Address[4:0]	Operations
`0x00`, word 0	`STM`8 to `0x00` + `STM`2 to `0x00`
`0x04`, word 1	`STM`7 to `0x04` + `STM`3 to `0x00`
`0x08`, word 2	`STM`6 to `0x08` + `STM`4 to `0x00`
`0x0C`, word 3	`STM`5 to `0x0C` + `STM`5 to `0x00`
`0x10`, word 4	`STM`4 to `0x10` + `STM`6 to `0x00`
`0x14`, word 5	`STM`3 to `0x14` + `STM`7 to `0x00`
`0x18`, word 6	`STM`2 to `0x18` + `STM`8 to `0x00`
`0x1C`, word 7	`STR` to `0x1C` + `STM`8 to `0x00` + `STR` to `0x00`

Copyright © 2005-2007 ARM Limited. All rights reserved.	ARM DDI 0290G
Non-Confidential
PDF version

Home > Level Two Interface > Data read/write interface transfers > Cacheable Write-Through or Noncacheable STM10