The access is treated as a series of incrementing aligned word loads from memory. The data is treated as load word data, see Figure 4.11, where the lowest two address bits are zeroed. If strict alignment fault checking is enabled and effective Address bits[1:0] are not zero, then a Data Abort is generated and the MMU returns an Alignment fault in the Fault Status Register.