2.1.1. Instruction load

To load an MBIST instruction, drive MBISTSHIFT HIGH. At the next rising clock edge, the 46-bit shift sequence begins as Figure 2.1 shows. To enable data input from the ATE, the PLL is in bypass mode, and the clock is not running at test frequency.

Figure 2.1. Loading the ARM L210 MBIST Controller instruction

Copyright © 2003, 2004 ARM Limited. All rights reserved.ARM DDI 0302C