A.1.7. DPM channel enable

Table A.7 shows the DPM channel clock enable signal.

Table A.7. DPM channel enable signal

SignalTypeSource or destinationDescription
IECDPMCLKENInputClock generatorThe enable for the DPM channel clock. All the DPM channels only increment on a rising edge of PCLK when IECDPMCLKEN is HIGH.
Copyright © 2003, 2008 ARM Limited. All rights reserved.ARM DDI 0304C
Non-Confidential