3.3.23. DPM Channel 2 High Register

The IECDPM2HI Register enables you to read the current count in the high 32-bits of channel 2 of the DPM. It is a read-only register. When read it returns the previously captured count of the high 32 bits of channel 2 of the DPM. This count is captured when you read the low 32 bits of channel 2.


To read all 64 bits of channel 2 of the DPM, you must read the IECDPM2LO Register followed by a read of the IECDPM2HI Register. If you fail to follow this sequence then this results in an incorrect count for channel 2 when read.

Table 3.25 lists the register bit assignments.

Table 3.25. IECDPM2HI Register bit assignments

[31:0]IECDPM2HIReadHigh 32-bits of DPM channel 2. The reset value is 0x00000000.
Copyright © 2003, 2008 ARM Limited. All rights reserved.ARM DDI 0304C