3.3.18. DPM Channel 2 Rate Register

The IECDPM2RATE Register controls the rate that channel 2 of the DPM accumulates. It is a read and write register. The rate is an 8-bit fractional value, that is, it is a fraction of the maximum performance. The format of the rate is identical to the format of the IECDPCTGTPERF Register, that is, it has an inherent binary point.

Figure 3.13 shows the bit assignments for this register.

Figure 3.13. IECDPM2RATE Register bit assignments

IECDPM2RATE Register bit assignments

Table 3.20 shows the bit assignments for this register.

Table 3.20. IECDPM2RATE Register bit assignments

BitsNameDescription
[31:8]ReservedReserved, read undefined, do not modify.
[7:0]DPMCH2RATEThe fractional rate that DPM channel 2 counts. The reset value of this register is 0x80, that is, 100%.
Copyright © 2003, 2008 ARM Limited. All rights reserved.ARM DDI 0304C
Non-Confidential