| |||
| Home > Programmer’s Model > Register descriptions > IEC Identification Registers | |||
The IECID0-3 Registers are four, 8-bit read-only registers
that span address locations 0xFF0-0xFFC. The
registers can conceptually be treated as one 32-bit register. These
are used as a standard cross-peripheral identification system. The
IECID Register is set to 0xB105F00D. Figure 3.17 shows the bit
assignments for the IECID-03 registers.
When you design a systems memory map then you must remember
that the register has a 4KB-memory footprint. All memory accesses
to the identification registers must be 32-bit, using the LDR and STR instructions.
The four, 8-bit IEC identification registers are described in:
The IECID0 Register is hard coded. The fields in the register determine the reset value. Table 3.38 lists the register bit assignments.
The IECID1 Register is hard coded. The fields in the register determine the reset value. Table 3.39 lists the register bit assignments.
The IECID2 Register is hard coded. The fields in the register determine the reset value. Table 3.40 lists the register bit assignments.
The IECID3 Register is hard coded. The fields in the register determine the reset value. Table 3.41 lists the register bit assignments.