4.3.4. Integration Test Input Read or Set Register 3

IECITIP3 is a read and write register. In integration test mode, it enables inputs to be both written to and read from.

Figure 4.4 shows the bit assignments for the register.

Figure 4.4. IECITIP3 Register 3 bit assignments

IECITIP3 Register 3 bit assignments

Table 4.5 lists the register bit assignments.

Table 4.5. IECITIP3 Register 3 bit assignments

[31:8]-Reserved, read undefined, do not modify.
[7:0]IECCRNTDVCIDXIntra-chip input. Writes to these bits set the value to be driven onto the inputs IECCRNTDVCIDX[7:0], in the integration test mode. Reads return the value of theIECCRNTDVCIDX[7:0] inputs at the output of the test multiplexer. The reset value is 0x00.
Copyright © 2003, 2008 ARM Limited. All rights reserved.ARM DDI 0304C