2.2.2. Channel ID

The Channel ID is defined as the one-hot encoded value that corresponds to a specific interrupt output from the IPCM. An IPCM configured to have 32 interrupt outputs has 32 corresponding Channel IDs. The Channel ID programs the Mailbox Source, Mailbox Destination, and Mailbox Mask Registers.

Table 2.1 shows how Channel IDs map to 32 interrupt outputs.

Table 2.1. Channel ID to interrupt mapping

Channel IDInterrupt output
0x00000001IPCMINT[0]
0x00000002IPCMINT[1]
0x00000004IPCMINT[2]
0x00000008IPCMINT[3]
0x00000010IPCMINT[4]
0x00000020IPCMINT[5]
0x00000040IPCMINT[6]
0x00000040IPCMINT[7]
0x00000100IPCMINT[8]
0x00000200IPCMINT[9]
0x00000400IPCMINT[10]
0x00000800IPCMINT[11]
0x00001000IPCMINT[12]
0x00002000IPCMINT[13]
0x00004000IPCMINT[14]
0x00008000IPCMINT[15]
0x00010000IPCMINT[16]
0x00020000IPCMINT[17]
0x00040000IPCMINT[18]
0x00080000IPCMINT[19]
0x00100000IPCMINT[20]
0x00200000IPCMINT[21]
0x00400000IPCMINT[22]
0x00800000IPCMINT[23]
0x01000000IPCMINT[24]
0x02000000IPCMINT[25]
0x04000000IPCMINT[26]
0x08000000IPCMINT[27]
0x10000000IPCMINT[28]
0x20000000IPCMINT[29]
0x40000000IPCMINT[30]
0x80000000IPCMINT[31]

Note

The configured number of interrupt outputs defines the width of the Channel ID.

In a system that has one IPCM interrupt per core, each core has a single Channel ID that defines it within the IPCM. Some systems can have multiple IPCM interrupts per core, and therefore multiple Channel IDs per core.

Copyright © 2003, 2004. ARM Limited. All rights reserved.ARM DDI 0306B
Non-Confidential