3.3.12. Raw Interrupt Status Registers

The read-only IPCMRISx Registers indicate the unmasked interrupt status of each mailbox for each core.

Table 3.13 lists the register bit assignments.

Table 3.13. IPCMRISx Register bit assignments

BitNameFunction
[31:0]RawIntStatRaw interrupt status
Copyright © 2003, 2004. ARM Limited. All rights reserved.ARM DDI 0306B
Non-Confidential