3.3.1. Mailbox Source Registers

The read/write IPCMxSOURCE Registers define which core the message came from. The register is programmed with the Channel ID to identify which interrupt line to send the acknowledge interrupt through bit-wise encoding and can only be programmed to this value from 0x00000000. When the register is programmed, it must be cleared to 0x00000000 before it can be reprogrammed.


The software must ensure that IPCMxSOURCE is only programmed to a one-hot encoded value.

Table 3.2 lists the register bit assignments.

Table 3.2. IPCMxSOURCE Register bit assignments

[31:0]SourceSet to define which core is the source and which interrupt line is asserted for the acknowledge interrupt
Copyright © 2003, 2004. ARM Limited. All rights reserved.ARM DDI 0306B