3.3.13. Configuration Status Register

The read-only IPCMCFGSTAT Register indicates the hardware configuration options chosen for implementation of the IPCM.

Figure 3.7 shows the register bit assignments.

Figure 3.7. IPCMCFGSTAT Register bit assignments

Table 3.14 lists the register bit assignments.

Table 3.14. IPCMCFGSTAT Register bit assignments


Read undefined

[21:16]MailboxesReturns the value of the MBOXNUM input pins

Read undefined

[13:8]InterruptsReturns the value of the INTNUM input pins

Read undefined

[2:0]Data WordsReturns the value of the DATANUM input pins
Copyright © 2003, 2004. ARM Limited. All rights reserved.ARM DDI 0306B