4.2. Test registers

The input configuration pin INTNUM defines the bit width of the IPCMTOR register. For example, when INTNUM is set to 1, IPCMTOR is only a single bit wide (bit? 0). Setting INTNUM to 32 sets IPCMTOR to 32 bits wide.

The IPCM test registers are memory-mapped as shown in Figure 3.1 and Table 3.1. The address offset is from the base address.

Copyright © 2003, 2004. ARM Limited. All rights reserved.ARM DDI 0306B
Non-Confidential