9.14.3. RAM instantiation

As shown in Figure 9.19, the CSEtbRam block provides the wrapper in which the RAM simulation model/hardened cell can be instantiated. The active level of Chip Enable, Write Enable can be modified in this block.

Figure 9.19. ETB trace RAM block wrapper


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential