2.4. SW-DP

This section briefly describes the Serial Wire Debug Port (SW-DP) interface. This implementation is taken from ADIv5.1 and operates with a synchronous serial interface. This uses a single bidirectional data signal, and a clock signal.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential