7.4.1. CSTF Integration Test Registers

This sections describes the following registers:

Integration Test ATB Data 0 Register, ITATBDATA0, 0xEEC

The Integration Test ATB Data 0 Register performs different functions depending on whether the access is a read or a write:

  • A write outputs data on ATDATAM.

  • A read returns the data from ATDATAS<n>, where <n> is defined by the status of the CSTF Control register at 0x000. The read data is only valid when ATVALIDS<n> is HIGH.

Figure 7.4 shows the bit assignments.

Figure 7.4. Integration Test ATB Data 0 Register bit assignments


Table 7.4 shows the bit assignments for this register on reads.

Table 7.4. Integration Test ATB Data 0 Register bit assignments on reads

BitsTypeNameFunction
[31:5] --Reserved
[4]ROATDATA[31]Read the value of ATDATAS<31>
[3]ROATDATA[23]Read the value of ATDATAS<23>
[2]ROATDATA[15]Read the value of ATDATAS<15>
[1]ROATDATA[7]Read the value of ATDATAS<7>
[0]ROATDATA[0]Read the value of ATDATAS<0>

Table 7.5 shows the bit assignments for this register on writes.

Table 7.5. Integration Test ATB Data 0 Register bit assignments on writes

BitsTypeNameFunction
[31:5] --Reserved
[4]WOATDATA[31]Set the value of ATDATAM[31]
[3]WOATDATA[23]Set the value of ATDATAM[23]
[2]WOATDATA[15]Set the value of ATDATAM[15]
[1]WOATDATA[7]Set the value of ATDATAM[7]
[0]WOATDATA[0]Set the value of ATDATAM[0]

Integration Test ATB Control 2 Register, ITATBCTR2, 0xEF0

The Integration Test ATB Control 2 Register performs different functions depending on whether the access is a read or a write:

  • A write outputs data on ATREADYS<n> and AFVALIDS<n>, where <n> is defined by the status of the CSTF Control Register at 0x000

  • A read returns the data from ATREADYM and AFVALIDM.

Figure 7.5 shows the bit assignments.

Figure 7.5. Integration Test ATB Control 2 Register bit assignments


Table 7.6 shows the bit assignments on reads.

Table 7.6. Integration Test ATB Control 2 Register bit assignments on reads

BitsTypeNameFunction
[31:2] --Reserved
[1]ROAFVALIDRead the value of AFVALIDM
[0]ROATREADYRead the value of ATREADYM

Table 7.7 shows the bit assignments on writes.

Table 7.7. Integration Test ATB Control 2 Register bit assignments on writes

BitsTypeNameFunction
[31:2] --Reserved
[1]WOAFVALIDSet the value of AFVALIDS<n>
[0]WOATREADYSet the value of AFREADYS<n>

Integration Test ATB Control 1 Register, ITATBCTR1, 0xEF4

The Integration Test ATB Control 1 Register performs different functions depending on whether the access is a read or a write:

  • A write outputs data on ATIDM.

  • A read returns the data from ATIDS<n>, where <n> is defined by the status of the CSTF Control register at 0x000. The read data is only valid when ATVALIDS<n> is HIGH.

ITATBCTR1 contains the value of the ATIDS input to the CSTF. Figure 7.6 shows the bit assignments.

Figure 7.6. Integration Test ATB Control 1 Register bit assignments


Table 7.8 shows the bit assignments on reads.

Table 7.8. Integration Test ATB Control 1 Register bit assignments on reads

BitsTypeNameFunction
[31:7] --Reserved
[6:0]ROATIDRead the value of ATIDS

Table 7.9 shows the bit assignments on writes.

Table 7.9. Integration Test ATB Control 1 Register bit assignments on writes

BitsTypeNameFunction
[31:7] --Reserved
[6:0]WOATIDSet the value of ATIDM

Integration Test ATB Control 0 Register, ITATBCTR0, 0xEF8

The Integration Test ATB Control 0 Register performs different functions depending on whether the access is a read or a write:

  • a write sets the value of the ATVALIDM, AFREADYM, and ATBYTESM signals.

  • a read returns the value of the ATVALIDS<n>, AFREADYS<n>, and ATBYTESS<n> signals, where <n> is defined by the status of the CSTF Control register at 0x000. The read value of ATBYTESS<n> is only valid when ATVALIDS<n> is HIGH.

Figure 7.7 shows the bit assignments.

Figure 7.7. Integration Test ATB Control 0 Register bit assignments


Table 7.10 shows the bit assignments for this register on reads.

Table 7.10. Integration Test ATB Control 1 Register bit assignments on reads

BitsTypeNameFunction
[31:10]--Reserved
[9:8]ROATBYTESRead the value of ATBYTESS<n>
[7:2] --Reserved
[1]ROAFREADYSRead the value of AFREADYS<n>
[0]ROATVALIDRead the value of ATVALIDS<n>

Table 7.11 shows the bit assignments for this register on writes.

Table 7.11. Integration Test ATB Control 0 Register bit assignments on writes

BitsTypeNameFunction
[31:10]--Reserved
[9:8]WOATBYTESSet the value of ATBYTESM
[7:2] --Reserved
[1]WOAFREADYSSet the value of AFREADYM
[0]WOATVALIDSet the value of ATVALIDM

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential