9.3.1. ETB RAM Depth Register, RDP, 0x004

Table 9.5 shows the ETB RAM Depth Register bit assignments.

Table 9.5. ETB RAM Depth Register bit assignments

[31:0]RORAM Depth Register, RDP

Defines the depth, in words, of the trace RAM. This value is configurable in the RTL, but fixed at synthesis. Supported depth in powers of 2 only.

Reset value = Ram Depth that is given by a Verilog tick define.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H