9.3.2. ETB Status Register, STS, 0x00C

Figure 9.2 shows the ETB Status Register bit assignments.

Figure 9.2. ETB Status Register bit assignments


Table 9.6 shows the ETB Status Register bit assignments.

Table 9.6. ETB Status Register bit assignments.

BitsTypeNameFunction
[31:4]--Reserved.
[3]ROFtEmptyFormatter pipeline empty. All data stored to RAM.
[2]ROAcqComp

Acquisition complete.

The acquisition complete flag indicates that capture has been completed when the formatter stops because of any of the methods defined in the Formatter and Flush Control Register, or TraceCaptEn = 0. This also results in FtStopped in the Formatter and Flush Status Register going HIGH.

[1]ROTriggeredThe Triggered bit is set when a trigger has been observed. This does not indicate that a trigger has been embedded in the trace data by the formatter, but is determined by the programming of the Formatter and Flush Control Register.
[0]ROFull

RAM Full.

The flag indicates when the RAM write pointer has wrapped around.


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential