2.7.8. AHB-AP dual power domain support

If the AHB-AP is split across multiple power domains, with the DAPCLK driven side in the Debug domain, and the AHB master port in the SoC power domain, clamping logic must be instantiated on the outputs of signals crossing each power-down domain. See the CoreSight Components Implementation Guide and the applicable Integration Manual for more information.

RTL hierarchy

Figure 2.21 shows the RTL structure to support power domain separation.

Figure 2.21. AHB-AP signal clamping

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H