8.6.7.  Current Test Patterns/Modes Register, 0x204

This register follows the same structure as the Supported Test Modes/Patterns register. Only one of the modes can be set, using bits 17-16, but a multiple number of bits for the patterns can be set using bits 3-0. If Timed Mode is chosen, then after the allotted number of cycles has been reached, the mode automatically switches to Off Mode. On reset this register is set to 18'h00000, Off Mode with no selected patterns.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential