8.6.6. Supported Test Patterns/Modes Register, 0x200

The pattern generator unit provides a set of known bit sequences or patterns that can be output over the Trace Port and be detected by the TPA or other associated trace capture device. See TPIU pattern generator for more information about the pattern generator unit.

Figure 8.6 shows the Supported Test Patterns/Modes Register bit assignments.

Figure 8.6. Supported Test Patterns/Modes Register bit assignments


Table 8.8 shows the Supported Test Patterns/Modes Register bit assignments.

Table 8.8. Supported Test Patterns/Modes Register bit assignments

BitsTypeNameDescription
[31:18]--Reserved RAZ/SBZP
[17]ROPContEnContinuous mode
[16]ROPTimeEnTimed mode
[15:4]--Reserved RAZ/SBZP
[3]ROPatF0FF/00 Pattern
[2]ROPatA5AA/55 Pattern
[1]ROPatW0Walking 0s Pattern
[0]ROPatW1Walking 1s Pattern

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential