4.4.8. CTI Trigger In Status Register, CTITRIGINSTATUS, 0x130

The CTI Trigger In Status Register provides the status of the CTITRIGIN inputs.

Figure 4.10 shows the bit assignments.

Figure 4.10. CTI Trigger In Status Register bit assignments


Table 4.9 shows the bit assignments.

Table 4.9. CTI Trigger In Status Register bit assignments

BitsNameDescription
[31:8]-Reserved RAZ DNM.
[7:0]TRIGINSTATUS

Shows the status of the CTITRIGIN inputs:

1 = CTITRIGIN is active

0 = CTITRIGIN is inactive.

Because the register provides a view of the raw CTITRIGIN inputs, the reset value is unknown. There is one bit of the register for each trigger input.


Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential