11.4.1. Integration Mode Control Register, 0xF00 [0]

This register enables the device to switch from a functional mode, or default behavior, into integration mode where the device inputs and outputs can be directly controlled for the purpose of integration testing/topology solving. For the SWO, it is set to 0x1 to enable Integration mode.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H