12.8.6. Integration Test ATB Control Register 0, ITATBCTR0, 0xEF8

Figure 12.14 shows the Integration Test ATB Control Register 0 bit assignments.

Figure 12.14. Integration Test ATB Control Register 0 bit assignments


Table 12.15 shows the Integration Test ATB Control Register 0 bit assignments.

Table 12.15. Integration Test ATB Control Register 0 bit assignments

BitsNameDescription
[31:2]-Reserved RAZ/SBZP
[1]ITAFREADYMSet the value of AFREADYM
[0]ITATVALIDMSet the value of ATVALIDM

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential