9.3.9. ETB Formatter and Flush Status Register, FFSR, 0x300

This register indicates the implemented Trigger Counter multipliers and other supported features of the trigger system.

Figure 9.4 shows the ETB Formatter and Flush Status Register bit assignments.

Figure 9.4. ETB Formatter and Flush Status Register bit assignments


Table 9.13 shows the ETB Formatter and Flush Status Register bit assignments.

Table 9.13. ETB Formatter and Flush Status Register bit assignments

BitsTypeNameDescription
[31:2]--Reserved RAZ/SBZP.
[1]ROFtStoppedFormatter stopped. The formatter has received a stop request signal and all trace data and post-amble has been output. Any more trace data on the ATB interface is ignored and ATREADYS goes HIGH.
[0]ROFlInProgFlush In Progress. This is an indication of the current state of AFVALIDS.

Copyright © 2004-2009 ARM. All rights reserved.ARM DDI 0314H
Non-Confidential